The simulation results show the success of the method.
high performance and NAND-type CAM design for Low-Power, as constraints.
II.BASIC CONTENT ADDRESSABLE

MEMORY
Basic CAM cell consists of both store unit for storing the data and compare unit for comparing the data. We store the data -+-----+----,-------+-match The main operation of CAM cell can be described as: when the cross-coupled inverters store the data '1' and then the bit and nbit(bit bar/bitc) line has the data ' l' and '0' respectively. Now one of the two pull down transistors will be ON state and the other will be OFF state so that there won't be any transistor path to discharge the match line and hence it remains in High-impedance state. Now if the bit and nbit line has the data '0' and '1'
respectively, then in the compare unit one of the pull down transistor will be in ON state so that the fast pull down transistor moves to ON state. This discharges the match line indicating that the data have been matched.
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IV.NOR-TYPE CAM ARRAY
In NOR-type CAM cell design, XOR-type CAM cell is used for better performance of the system. Here the pull-down transistors are arranged in NOR fashion so that it can discharge very fast and hence the performance improves. In case of pre-charge, the Match-line is precharged to HIGH. Thus the power consumption of the system can be improved. But the drawback with this design is the time taken to discharge the match line is more, as it has long pull-down path. Hence, this NAND-type design is performance inefficient/slow. 
VI.HYBRID-TYPE CAM DESIGN
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I. PRE-CHARGE PHASE
The control signal PRE is kept LOW so that the circuit starts to Pre-charge. Thus when the PRE signal is kept LOW the match line that is connected to one of the pmos transistor P3 is made to be in HIGH state. In this circuit we have 3 discharge paths namely Tt,T2 and T3 that are connected to three transistors Nt, PS and NOR block respectively. As both the nodes Ml and M2 are HIGH, there are no discharge paths for the Match line in this phase. As there is no chance of discharging the data, the Match-line doesn't require much power. This design is very efficient in Power saving.
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MATCH-EVALUATION PHASE
In this phase the control signal PRE is made HIGH to start the matching process of the design.
The data to be searched is given to the bit lines of the CAM cell. When we search the data we come across 4 different cases but the exact matching occurs only when both the segments are matched.
The voltages of each node are shown in Table. I.
The detailed explanation of this matching process is given below.
Case 1: In this case, SEG 1 is mismatched and SEG2 is mismatched or matched. As the SEG 1 is mismatched there exists no discharge path because there may be at least one transistor that is OFF. So the node voltage Ml remains HIGH and hence, there won't be any discharge path. Thus in this case the matching process doesn't depend on the SEG2.
As there is no discharge path the Match-line still remains in the HIGH state.
Case2: In this case, SEG 1 is matched and SEG2 is mismatched. As the SEG 1 is matched all the transistors that are connected in the NAND fashion are in ON state, so that there exists a discharge path through the path Tl. And thus, the node Ml remains LOW and the two pull-down transistor PS gets ON and so, there exists a path T2 to discharge. Now as the SEG 2 is mismatched there exists at least one path to discharge through N3 so that the node M2 remains LOW. Hence in this case, there won't be any path to discharge the match-line.
Case3: In this case, both the segments are matched.
Thus, as the SEG 1 is matched, the node M I gets LOW value as there exists a discharge path. Now in case of SEG2, as it is matched all the transistors are turned OFF and the path T3 to ground is disconnected. Now the node M2 is at HIGH state making the transistor N4 to turn ON. Now there exists a path for Match-line to discharge the data, through the paths Tl or T2. As the path T2 is the fastest path to discharge the data, the Match-line discharges through the transistor P5. Thus it indicates that the data have been matched properly.
In this design as we have two pull-down paths to discharge the match-line. It discharges through path T2 as path TI has transistors connected which takes long time to discharge. Thus, this design provides better performance.
VII.EXPERIMENTAL RESULTS
0.18um technology is used to implement the design. The below Figure 8 shows all the three cases of both SEG I and SEG 2 that have been used to search the data. Thus by observing the results we can say that by replacing 9T CAM cell with 4 T CAM cell the power consumption of the system has been improved and also its performance is also improved drastically. The above Figure 8 shows the simulation results of HYBRID CAM cell, done using MENTOR GRAPHICS and all the three different cases of CAM cell for matching the data is shown. 
